123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243 |
- #ifndef __HW_UDMACHCTL_H__
- #define __HW_UDMACHCTL_H__
- #define UDMACHCTL_O_SRCENDP 0x00000000
- #define UDMACHCTL_O_DSTENDP 0x00000004
- #define UDMACHCTL_O_CHCTL 0x00000008
- #define UDMACHCTL_SRCENDP_ADDR_M \
- 0xFFFFFFFF
-
-
-
-
-
-
-
-
-
- #define UDMACHCTL_SRCENDP_ADDR_S 0
- #define UDMACHCTL_DSTENDP_ADDR_M \
- 0xFFFFFFFF
-
-
-
-
-
-
-
-
-
-
- #define UDMACHCTL_DSTENDP_ADDR_S 0
- #define UDMACHCTL_CHCTL_DSTINC_M \
- 0xC0000000
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- #define UDMACHCTL_CHCTL_DSTINC_S 30
- #define UDMACHCTL_CHCTL_DSTSIZE_M \
- 0x30000000
-
-
-
-
-
-
-
- #define UDMACHCTL_CHCTL_DSTSIZE_S 28
- #define UDMACHCTL_CHCTL_SRCINC_M \
- 0x0C000000
-
-
-
-
-
-
-
-
-
-
-
-
-
- #define UDMACHCTL_CHCTL_SRCINC_S 26
- #define UDMACHCTL_CHCTL_SRCSIZE_M \
- 0x03000000
-
-
-
-
-
-
- #define UDMACHCTL_CHCTL_SRCSIZE_S 24
- #define UDMACHCTL_CHCTL_ARBSIZE_M \
- 0x0003C000
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- #define UDMACHCTL_CHCTL_ARBSIZE_S 14
- #define UDMACHCTL_CHCTL_XFERSIZE_M \
- 0x00003FF0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- #define UDMACHCTL_CHCTL_XFERSIZE_S 4
- #define UDMACHCTL_CHCTL_NXTUSEBURST \
- 0x00000008
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- #define UDMACHCTL_CHCTL_NXTUSEBURST_M \
- 0x00000008
- #define UDMACHCTL_CHCTL_NXTUSEBURST_S 3
- #define UDMACHCTL_CHCTL_XFERMODE_M \
- 0x00000007
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- #define UDMACHCTL_CHCTL_XFERMODE_S 0
- #endif
|