123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153 |
- #ifndef __HW_INTS_H__
- #define __HW_INTS_H__
- #define FAULT_NMI 2
- #define FAULT_HARD 3
- #define FAULT_MPU 4
- #define FAULT_BUS 5
- #define FAULT_USAGE 6
- #define FAULT_SVCALL 11
- #define FAULT_DEBUG 12
- #define FAULT_PENDSV 14
- #define FAULT_SYSTICK 15
- #define INT_GPIOA 16
- #define INT_GPIOB 17
- #define INT_GPIOC 18
- #define INT_GPIOD 19
- #define INT_UART0 21
- #define INT_UART1 22
- #define INT_SSI0 23
- #define INT_I2C0 24
- #define INT_ADC0 30
- #define INT_WATCHDOG 34
- #define INT_WATCHDOG0 34
- #define INT_TIMER0A 35
- #define INT_TIMER0B 36
- #define INT_TIMER1A 37
- #define INT_TIMER1B 38
- #define INT_TIMER2A 39
- #define INT_TIMER2B 40
- #define INT_COMP0 41
- #ifdef CC2538_USE_ALTERNATE_INTERRUPT_MAP
- #define INT_RFCORERTX 42
- #define INT_RFCOREERR 43
- #define INT_ICEPICK 44
- #endif
- #define INT_FLASH 45
- #ifdef CC2538_USE_ALTERNATE_INTERRUPT_MAP
- #define INT_AES 46
- #define INT_PKA 47
- #define INT_SMTIM 48
- #define INT_MACTIMR 49
- #endif
- #define INT_SSI1 50
- #define INT_TIMER3A 51
- #define INT_TIMER3B 52
- #ifdef CC2538_USE_ALTERNATE_INTERRUPT_MAP
- #define INT_USB2538 60
- #endif
- #define INT_UDMA 62
- #define INT_UDMAERR 63
- #ifndef CC2538_USE_ALTERNATE_INTERRUPT_MAP
- #define INT_USB2538 156
- #define INT_RFCORERTX 157
- #define INT_RFCOREERR 158
- #define INT_AES 159
- #define INT_PKA 160
- #define INT_SMTIM 161
- #define INT_MACTIMR 162
- #endif
- #ifdef CC2538_USE_ALTERNATE_INTERRUPT_MAP
- #define NUM_INTERRUPTS 64
- #else
- #define NUM_INTERRUPTS 163
- #endif
- #define NUM_PRIORITY 8
- #define NUM_PRIORITY_BITS 3
- #endif
|