123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130 |
- #ifndef _SAML11_TC1_INSTANCE_H_
- #define _SAML11_TC1_INSTANCE_H_
- #if (defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- #define REG_TC1_CTRLA (0x42001400)
- #define REG_TC1_CTRLBCLR (0x42001404)
- #define REG_TC1_CTRLBSET (0x42001405)
- #define REG_TC1_EVCTRL (0x42001406)
- #define REG_TC1_INTENCLR (0x42001408)
- #define REG_TC1_INTENSET (0x42001409)
- #define REG_TC1_INTFLAG (0x4200140A)
- #define REG_TC1_STATUS (0x4200140B)
- #define REG_TC1_WAVE (0x4200140C)
- #define REG_TC1_DRVCTRL (0x4200140D)
- #define REG_TC1_DBGCTRL (0x4200140F)
- #define REG_TC1_SYNCBUSY (0x42001410)
- #define REG_TC1_COUNT8_COUNT (0x42001414)
- #define REG_TC1_COUNT8_PER (0x4200141B)
- #define REG_TC1_COUNT8_CC (0x4200141C)
- #define REG_TC1_COUNT8_CC0 (0x4200141C)
- #define REG_TC1_COUNT8_CC1 (0x4200141D)
- #define REG_TC1_COUNT8_PERBUF (0x4200142F)
- #define REG_TC1_COUNT8_CCBUF (0x42001430)
- #define REG_TC1_COUNT8_CCBUF0 (0x42001430)
- #define REG_TC1_COUNT8_CCBUF1 (0x42001431)
- #define REG_TC1_COUNT16_COUNT (0x42001414)
- #define REG_TC1_COUNT16_PER (0x4200141A)
- #define REG_TC1_COUNT16_CC (0x4200141C)
- #define REG_TC1_COUNT16_CC0 (0x4200141C)
- #define REG_TC1_COUNT16_CC1 (0x4200141E)
- #define REG_TC1_COUNT16_PERBUF (0x4200142E)
- #define REG_TC1_COUNT16_CCBUF (0x42001430)
- #define REG_TC1_COUNT16_CCBUF0 (0x42001430)
- #define REG_TC1_COUNT16_CCBUF1 (0x42001432)
- #define REG_TC1_COUNT32_COUNT (0x42001414)
- #define REG_TC1_COUNT32_PER (0x42001418)
- #define REG_TC1_COUNT32_CC (0x4200141C)
- #define REG_TC1_COUNT32_CC0 (0x4200141C)
- #define REG_TC1_COUNT32_CC1 (0x42001420)
- #define REG_TC1_COUNT32_PERBUF (0x4200142C)
- #define REG_TC1_COUNT32_CCBUF (0x42001430)
- #define REG_TC1_COUNT32_CCBUF0 (0x42001430)
- #define REG_TC1_COUNT32_CCBUF1 (0x42001434)
- #else
- #define REG_TC1_CTRLA (*(__IO uint32_t*)0x42001400U)
- #define REG_TC1_CTRLBCLR (*(__IO uint8_t*)0x42001404U)
- #define REG_TC1_CTRLBSET (*(__IO uint8_t*)0x42001405U)
- #define REG_TC1_EVCTRL (*(__IO uint16_t*)0x42001406U)
- #define REG_TC1_INTENCLR (*(__IO uint8_t*)0x42001408U)
- #define REG_TC1_INTENSET (*(__IO uint8_t*)0x42001409U)
- #define REG_TC1_INTFLAG (*(__IO uint8_t*)0x4200140AU)
- #define REG_TC1_STATUS (*(__IO uint8_t*)0x4200140BU)
- #define REG_TC1_WAVE (*(__IO uint8_t*)0x4200140CU)
- #define REG_TC1_DRVCTRL (*(__IO uint8_t*)0x4200140DU)
- #define REG_TC1_DBGCTRL (*(__IO uint8_t*)0x4200140FU)
- #define REG_TC1_SYNCBUSY (*(__I uint32_t*)0x42001410U)
- #define REG_TC1_COUNT8_COUNT (*(__IO uint8_t*)0x42001414U)
- #define REG_TC1_COUNT8_PER (*(__IO uint8_t*)0x4200141BU)
- #define REG_TC1_COUNT8_CC (*(__IO uint8_t*)0x4200141CU)
- #define REG_TC1_COUNT8_CC0 (*(__IO uint8_t*)0x4200141CU)
- #define REG_TC1_COUNT8_CC1 (*(__IO uint8_t*)0x4200141DU)
- #define REG_TC1_COUNT8_PERBUF (*(__IO uint8_t*)0x4200142FU)
- #define REG_TC1_COUNT8_CCBUF (*(__IO uint8_t*)0x42001430U)
- #define REG_TC1_COUNT8_CCBUF0 (*(__IO uint8_t*)0x42001430U)
- #define REG_TC1_COUNT8_CCBUF1 (*(__IO uint8_t*)0x42001431U)
- #define REG_TC1_COUNT16_COUNT (*(__IO uint16_t*)0x42001414U)
- #define REG_TC1_COUNT16_PER (*(__IO uint16_t*)0x4200141AU)
- #define REG_TC1_COUNT16_CC (*(__IO uint16_t*)0x4200141CU)
- #define REG_TC1_COUNT16_CC0 (*(__IO uint16_t*)0x4200141CU)
- #define REG_TC1_COUNT16_CC1 (*(__IO uint16_t*)0x4200141EU)
- #define REG_TC1_COUNT16_PERBUF (*(__IO uint16_t*)0x4200142EU)
- #define REG_TC1_COUNT16_CCBUF (*(__IO uint16_t*)0x42001430U)
- #define REG_TC1_COUNT16_CCBUF0 (*(__IO uint16_t*)0x42001430U)
- #define REG_TC1_COUNT16_CCBUF1 (*(__IO uint16_t*)0x42001432U)
- #define REG_TC1_COUNT32_COUNT (*(__IO uint32_t*)0x42001414U)
- #define REG_TC1_COUNT32_PER (*(__IO uint32_t*)0x42001418U)
- #define REG_TC1_COUNT32_CC (*(__IO uint32_t*)0x4200141CU)
- #define REG_TC1_COUNT32_CC0 (*(__IO uint32_t*)0x4200141CU)
- #define REG_TC1_COUNT32_CC1 (*(__IO uint32_t*)0x42001420U)
- #define REG_TC1_COUNT32_PERBUF (*(__IO uint32_t*)0x4200142CU)
- #define REG_TC1_COUNT32_CCBUF (*(__IO uint32_t*)0x42001430U)
- #define REG_TC1_COUNT32_CCBUF0 (*(__IO uint32_t*)0x42001430U)
- #define REG_TC1_COUNT32_CCBUF1 (*(__IO uint32_t*)0x42001434U)
- #endif
- #define TC1_CC_NUM 2
- #define TC1_DMAC_ID_OVF 13
- #define TC1_EXT 1
- #define TC1_GCLK_ID 14
- #define TC1_MASTER_SLAVE_MODE 2
- #define TC1_OW_NUM 2
- #define TC1_INSTANCE_ID 69
- #endif
|