idau.h 4.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879
  1. /**
  2. * \file
  3. *
  4. * \brief Instance description for IDAU
  5. *
  6. * Copyright (c) 2018 Microchip Technology Inc.
  7. *
  8. * \license_start
  9. *
  10. * \page License
  11. *
  12. * SPDX-License-Identifier: Apache-2.0
  13. *
  14. * Licensed under the Apache License, Version 2.0 (the "License");
  15. * you may not use this file except in compliance with the License.
  16. * You may obtain a copy of the License at
  17. *
  18. * http://www.apache.org/licenses/LICENSE-2.0
  19. *
  20. * Unless required by applicable law or agreed to in writing, software
  21. * distributed under the License is distributed on an "AS IS" BASIS,
  22. * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  23. * See the License for the specific language governing permissions and
  24. * limitations under the License.
  25. *
  26. * \license_stop
  27. *
  28. */
  29. /* file generated from device description version 2018-05-30T11:07:17Z */
  30. #ifndef _SAML11_IDAU_INSTANCE_H_
  31. #define _SAML11_IDAU_INSTANCE_H_
  32. /* ========== Register definition for IDAU peripheral ========== */
  33. #if (defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
  34. #define REG_IDAU_SECCTRL (0x41000001) /**< (IDAU) SECCTRL */
  35. #define REG_IDAU_SCFGB (0x41000004) /**< (IDAU) SCFGB */
  36. #define REG_IDAU_SCFGA (0x41000008) /**< (IDAU) SCFGA */
  37. #define REG_IDAU_SCFGR (0x4100000C) /**< (IDAU) SCFGR */
  38. #else
  39. #define REG_IDAU_SECCTRL (*(__IO uint8_t*)0x41000001U) /**< (IDAU) SECCTRL */
  40. #define REG_IDAU_SCFGB (*(__IO uint32_t*)0x41000004U) /**< (IDAU) SCFGB */
  41. #define REG_IDAU_SCFGA (*(__IO uint32_t*)0x41000008U) /**< (IDAU) SCFGA */
  42. #define REG_IDAU_SCFGR (*(__IO uint8_t*)0x4100000CU) /**< (IDAU) SCFGR */
  43. #endif /* (defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
  44. /* ========== Instance Parameter definitions for IDAU peripheral ========== */
  45. #define IDAU_CRYA_AES_DECRYPT_T 0x02001908 /* crya_aes_decryp_t function address */
  46. #define IDAU_CRYA_AES_ENCRYPT_T 0x02001904 /* crya_aes_encryp_t function address */
  47. #define IDAU_CRYA_GF_MULT128 0x0200190C /* crya_gf_mult128 function address */
  48. #define IDAU_CRYA_SHA_PROCESS 0x02001900 /* crya_sha_process function address */
  49. #define IDAU_GRANULARITY_ANSC 0x20 /* Application Non-Secure Callable region granularity */
  50. #define IDAU_GRANULARITY_AS 0x100 /* Application Secure region granularity */
  51. #define IDAU_GRANULARITY_BNSC 0x20 /* Boot Flash Non-Secure Callable region granularity */
  52. #define IDAU_GRANULARITY_BOOTPROT 0x100 /* BOOTPROT region granularity */
  53. #define IDAU_GRANULARITY_BS 0x100 /* Boot Flash Secure region granularity */
  54. #define IDAU_GRANULARITY_DS 0x100 /* DS region granularity */
  55. #define IDAU_GRANULARITY_RS 0x80 /* RAM Secure region granularity */
  56. #define IDAU_REGION_ANS 0x06 /* Flash Non-Secure APPLICATION region number */
  57. #define IDAU_REGION_ANSC 0x05 /* Flash Non-Secure Callable APPLICATION region number */
  58. #define IDAU_REGION_AS 0x04 /* Flash Secure APPLICATION region number */
  59. #define IDAU_REGION_BNS 0x03 /* Flash Non-Secure BOOT region number */
  60. #define IDAU_REGION_BNSC 0x02 /* Flash Non-Secure Callable BOOT region number */
  61. #define IDAU_REGION_BOOTROM 0x09 /* Boot ROM region number */
  62. #define IDAU_REGION_BS 0x01 /* Flash Secure BOOT region number */
  63. #define IDAU_REGION_DNS 0x08 /* Non-Secure DATA Flash region number */
  64. #define IDAU_REGION_DS 0x07 /* Secure DATA Flash region number */
  65. #define IDAU_REGION_IOBUS 0x00 /* IOBUS region number (invalid) */
  66. #define IDAU_REGION_OTHER 0x00 /* Others region number (invalid) */
  67. #define IDAU_REGION_PERIPHERALS 0x00 /* Peripherals region number (invalid) */
  68. #define IDAU_REGION_RNS 0x0B /* Non-Secure SRAM region number */
  69. #define IDAU_REGION_RS 0x0A /* Secure SRAM region number */
  70. #define IDAU_INSTANCE_ID 32
  71. #endif /* _SAML11_IDAU_INSTANCE_ */