123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566 |
- #ifndef _SAML11_PORT_COMPONENT_H_
- #define _SAML11_PORT_COMPONENT_H_
- #define _SAML11_PORT_COMPONENT_
- #define PORT_U2210
- #define REV_PORT 0x300
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint32_t DIR:32;
- } bit;
- uint32_t reg;
- } PORT_DIR_Type;
- #endif
- #define PORT_DIR_OFFSET (0x00)
- #define PORT_DIR_RESETVALUE _U_(0x00)
- #define PORT_DIR_DIR_Pos 0
- #define PORT_DIR_DIR_Msk (_U_(0xFFFFFFFF) << PORT_DIR_DIR_Pos)
- #define PORT_DIR_DIR(value) (PORT_DIR_DIR_Msk & ((value) << PORT_DIR_DIR_Pos))
- #define PORT_DIR_MASK _U_(0xFFFFFFFF)
- #define PORT_DIR_Msk _U_(0xFFFFFFFF)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint32_t DIRCLR:32;
- } bit;
- uint32_t reg;
- } PORT_DIRCLR_Type;
- #endif
- #define PORT_DIRCLR_OFFSET (0x04)
- #define PORT_DIRCLR_RESETVALUE _U_(0x00)
- #define PORT_DIRCLR_DIRCLR_Pos 0
- #define PORT_DIRCLR_DIRCLR_Msk (_U_(0xFFFFFFFF) << PORT_DIRCLR_DIRCLR_Pos)
- #define PORT_DIRCLR_DIRCLR(value) (PORT_DIRCLR_DIRCLR_Msk & ((value) << PORT_DIRCLR_DIRCLR_Pos))
- #define PORT_DIRCLR_MASK _U_(0xFFFFFFFF)
- #define PORT_DIRCLR_Msk _U_(0xFFFFFFFF)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint32_t DIRSET:32;
- } bit;
- uint32_t reg;
- } PORT_DIRSET_Type;
- #endif
- #define PORT_DIRSET_OFFSET (0x08)
- #define PORT_DIRSET_RESETVALUE _U_(0x00)
- #define PORT_DIRSET_DIRSET_Pos 0
- #define PORT_DIRSET_DIRSET_Msk (_U_(0xFFFFFFFF) << PORT_DIRSET_DIRSET_Pos)
- #define PORT_DIRSET_DIRSET(value) (PORT_DIRSET_DIRSET_Msk & ((value) << PORT_DIRSET_DIRSET_Pos))
- #define PORT_DIRSET_MASK _U_(0xFFFFFFFF)
- #define PORT_DIRSET_Msk _U_(0xFFFFFFFF)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint32_t DIRTGL:32;
- } bit;
- uint32_t reg;
- } PORT_DIRTGL_Type;
- #endif
- #define PORT_DIRTGL_OFFSET (0x0C)
- #define PORT_DIRTGL_RESETVALUE _U_(0x00)
- #define PORT_DIRTGL_DIRTGL_Pos 0
- #define PORT_DIRTGL_DIRTGL_Msk (_U_(0xFFFFFFFF) << PORT_DIRTGL_DIRTGL_Pos)
- #define PORT_DIRTGL_DIRTGL(value) (PORT_DIRTGL_DIRTGL_Msk & ((value) << PORT_DIRTGL_DIRTGL_Pos))
- #define PORT_DIRTGL_MASK _U_(0xFFFFFFFF)
- #define PORT_DIRTGL_Msk _U_(0xFFFFFFFF)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint32_t OUT:32;
- } bit;
- uint32_t reg;
- } PORT_OUT_Type;
- #endif
- #define PORT_OUT_OFFSET (0x10)
- #define PORT_OUT_RESETVALUE _U_(0x00)
- #define PORT_OUT_OUT_Pos 0
- #define PORT_OUT_OUT_Msk (_U_(0xFFFFFFFF) << PORT_OUT_OUT_Pos)
- #define PORT_OUT_OUT(value) (PORT_OUT_OUT_Msk & ((value) << PORT_OUT_OUT_Pos))
- #define PORT_OUT_MASK _U_(0xFFFFFFFF)
- #define PORT_OUT_Msk _U_(0xFFFFFFFF)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint32_t OUTCLR:32;
- } bit;
- uint32_t reg;
- } PORT_OUTCLR_Type;
- #endif
- #define PORT_OUTCLR_OFFSET (0x14)
- #define PORT_OUTCLR_RESETVALUE _U_(0x00)
- #define PORT_OUTCLR_OUTCLR_Pos 0
- #define PORT_OUTCLR_OUTCLR_Msk (_U_(0xFFFFFFFF) << PORT_OUTCLR_OUTCLR_Pos)
- #define PORT_OUTCLR_OUTCLR(value) (PORT_OUTCLR_OUTCLR_Msk & ((value) << PORT_OUTCLR_OUTCLR_Pos))
- #define PORT_OUTCLR_MASK _U_(0xFFFFFFFF)
- #define PORT_OUTCLR_Msk _U_(0xFFFFFFFF)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint32_t OUTSET:32;
- } bit;
- uint32_t reg;
- } PORT_OUTSET_Type;
- #endif
- #define PORT_OUTSET_OFFSET (0x18)
- #define PORT_OUTSET_RESETVALUE _U_(0x00)
- #define PORT_OUTSET_OUTSET_Pos 0
- #define PORT_OUTSET_OUTSET_Msk (_U_(0xFFFFFFFF) << PORT_OUTSET_OUTSET_Pos)
- #define PORT_OUTSET_OUTSET(value) (PORT_OUTSET_OUTSET_Msk & ((value) << PORT_OUTSET_OUTSET_Pos))
- #define PORT_OUTSET_MASK _U_(0xFFFFFFFF)
- #define PORT_OUTSET_Msk _U_(0xFFFFFFFF)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint32_t OUTTGL:32;
- } bit;
- uint32_t reg;
- } PORT_OUTTGL_Type;
- #endif
- #define PORT_OUTTGL_OFFSET (0x1C)
- #define PORT_OUTTGL_RESETVALUE _U_(0x00)
- #define PORT_OUTTGL_OUTTGL_Pos 0
- #define PORT_OUTTGL_OUTTGL_Msk (_U_(0xFFFFFFFF) << PORT_OUTTGL_OUTTGL_Pos)
- #define PORT_OUTTGL_OUTTGL(value) (PORT_OUTTGL_OUTTGL_Msk & ((value) << PORT_OUTTGL_OUTTGL_Pos))
- #define PORT_OUTTGL_MASK _U_(0xFFFFFFFF)
- #define PORT_OUTTGL_Msk _U_(0xFFFFFFFF)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint32_t IN:32;
- } bit;
- uint32_t reg;
- } PORT_IN_Type;
- #endif
- #define PORT_IN_OFFSET (0x20)
- #define PORT_IN_RESETVALUE _U_(0x00)
- #define PORT_IN_IN_Pos 0
- #define PORT_IN_IN_Msk (_U_(0xFFFFFFFF) << PORT_IN_IN_Pos)
- #define PORT_IN_IN(value) (PORT_IN_IN_Msk & ((value) << PORT_IN_IN_Pos))
- #define PORT_IN_MASK _U_(0xFFFFFFFF)
- #define PORT_IN_Msk _U_(0xFFFFFFFF)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint32_t SAMPLING:32;
- } bit;
- uint32_t reg;
- } PORT_CTRL_Type;
- #endif
- #define PORT_CTRL_OFFSET (0x24)
- #define PORT_CTRL_RESETVALUE _U_(0x00)
- #define PORT_CTRL_SAMPLING_Pos 0
- #define PORT_CTRL_SAMPLING_Msk (_U_(0xFFFFFFFF) << PORT_CTRL_SAMPLING_Pos)
- #define PORT_CTRL_SAMPLING(value) (PORT_CTRL_SAMPLING_Msk & ((value) << PORT_CTRL_SAMPLING_Pos))
- #define PORT_CTRL_MASK _U_(0xFFFFFFFF)
- #define PORT_CTRL_Msk _U_(0xFFFFFFFF)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint32_t PINMASK:16;
- uint32_t PMUXEN:1;
- uint32_t INEN:1;
- uint32_t PULLEN:1;
- uint32_t :3;
- uint32_t DRVSTR:1;
- uint32_t :1;
- uint32_t PMUX:4;
- uint32_t WRPMUX:1;
- uint32_t :1;
- uint32_t WRPINCFG:1;
- uint32_t HWSEL:1;
- } bit;
- uint32_t reg;
- } PORT_WRCONFIG_Type;
- #endif
- #define PORT_WRCONFIG_OFFSET (0x28)
- #define PORT_WRCONFIG_RESETVALUE _U_(0x00)
- #define PORT_WRCONFIG_PINMASK_Pos 0
- #define PORT_WRCONFIG_PINMASK_Msk (_U_(0xFFFF) << PORT_WRCONFIG_PINMASK_Pos)
- #define PORT_WRCONFIG_PINMASK(value) (PORT_WRCONFIG_PINMASK_Msk & ((value) << PORT_WRCONFIG_PINMASK_Pos))
- #define PORT_WRCONFIG_PMUXEN_Pos 16
- #define PORT_WRCONFIG_PMUXEN_Msk (_U_(0x1) << PORT_WRCONFIG_PMUXEN_Pos)
- #define PORT_WRCONFIG_PMUXEN PORT_WRCONFIG_PMUXEN_Msk
- #define PORT_WRCONFIG_INEN_Pos 17
- #define PORT_WRCONFIG_INEN_Msk (_U_(0x1) << PORT_WRCONFIG_INEN_Pos)
- #define PORT_WRCONFIG_INEN PORT_WRCONFIG_INEN_Msk
- #define PORT_WRCONFIG_PULLEN_Pos 18
- #define PORT_WRCONFIG_PULLEN_Msk (_U_(0x1) << PORT_WRCONFIG_PULLEN_Pos)
- #define PORT_WRCONFIG_PULLEN PORT_WRCONFIG_PULLEN_Msk
- #define PORT_WRCONFIG_DRVSTR_Pos 22
- #define PORT_WRCONFIG_DRVSTR_Msk (_U_(0x1) << PORT_WRCONFIG_DRVSTR_Pos)
- #define PORT_WRCONFIG_DRVSTR PORT_WRCONFIG_DRVSTR_Msk
- #define PORT_WRCONFIG_PMUX_Pos 24
- #define PORT_WRCONFIG_PMUX_Msk (_U_(0xF) << PORT_WRCONFIG_PMUX_Pos)
- #define PORT_WRCONFIG_PMUX(value) (PORT_WRCONFIG_PMUX_Msk & ((value) << PORT_WRCONFIG_PMUX_Pos))
- #define PORT_WRCONFIG_WRPMUX_Pos 28
- #define PORT_WRCONFIG_WRPMUX_Msk (_U_(0x1) << PORT_WRCONFIG_WRPMUX_Pos)
- #define PORT_WRCONFIG_WRPMUX PORT_WRCONFIG_WRPMUX_Msk
- #define PORT_WRCONFIG_WRPINCFG_Pos 30
- #define PORT_WRCONFIG_WRPINCFG_Msk (_U_(0x1) << PORT_WRCONFIG_WRPINCFG_Pos)
- #define PORT_WRCONFIG_WRPINCFG PORT_WRCONFIG_WRPINCFG_Msk
- #define PORT_WRCONFIG_HWSEL_Pos 31
- #define PORT_WRCONFIG_HWSEL_Msk (_U_(0x1) << PORT_WRCONFIG_HWSEL_Pos)
- #define PORT_WRCONFIG_HWSEL PORT_WRCONFIG_HWSEL_Msk
- #define PORT_WRCONFIG_Msk _U_(0xDF47FFFF)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint32_t PID0:5;
- uint32_t EVACT0:2;
- uint32_t PORTEI0:1;
- uint32_t PID1:5;
- uint32_t EVACT1:2;
- uint32_t PORTEI1:1;
- uint32_t PID2:5;
- uint32_t EVACT2:2;
- uint32_t PORTEI2:1;
- uint32_t PID3:5;
- uint32_t EVACT3:2;
- uint32_t PORTEI3:1;
- } bit;
- uint32_t reg;
- } PORT_EVCTRL_Type;
- #endif
- #define PORT_EVCTRL_OFFSET (0x2C)
- #define PORT_EVCTRL_RESETVALUE _U_(0x00)
- #define PORT_EVCTRL_PID0_Pos 0
- #define PORT_EVCTRL_PID0_Msk (_U_(0x1F) << PORT_EVCTRL_PID0_Pos)
- #define PORT_EVCTRL_PID0(value) (PORT_EVCTRL_PID0_Msk & ((value) << PORT_EVCTRL_PID0_Pos))
- #define PORT_EVCTRL_EVACT0_Pos 5
- #define PORT_EVCTRL_EVACT0_Msk (_U_(0x3) << PORT_EVCTRL_EVACT0_Pos)
- #define PORT_EVCTRL_EVACT0(value) (PORT_EVCTRL_EVACT0_Msk & ((value) << PORT_EVCTRL_EVACT0_Pos))
- #define PORT_EVCTRL_EVACT0_OUT_Val _U_(0x0)
- #define PORT_EVCTRL_EVACT0_SET_Val _U_(0x1)
- #define PORT_EVCTRL_EVACT0_CLR_Val _U_(0x2)
- #define PORT_EVCTRL_EVACT0_TGL_Val _U_(0x3)
- #define PORT_EVCTRL_EVACT0_OUT (PORT_EVCTRL_EVACT0_OUT_Val << PORT_EVCTRL_EVACT0_Pos)
- #define PORT_EVCTRL_EVACT0_SET (PORT_EVCTRL_EVACT0_SET_Val << PORT_EVCTRL_EVACT0_Pos)
- #define PORT_EVCTRL_EVACT0_CLR (PORT_EVCTRL_EVACT0_CLR_Val << PORT_EVCTRL_EVACT0_Pos)
- #define PORT_EVCTRL_EVACT0_TGL (PORT_EVCTRL_EVACT0_TGL_Val << PORT_EVCTRL_EVACT0_Pos)
- #define PORT_EVCTRL_PORTEI0_Pos 7
- #define PORT_EVCTRL_PORTEI0_Msk (_U_(0x1) << PORT_EVCTRL_PORTEI0_Pos)
- #define PORT_EVCTRL_PORTEI0 PORT_EVCTRL_PORTEI0_Msk
- #define PORT_EVCTRL_PID1_Pos 8
- #define PORT_EVCTRL_PID1_Msk (_U_(0x1F) << PORT_EVCTRL_PID1_Pos)
- #define PORT_EVCTRL_PID1(value) (PORT_EVCTRL_PID1_Msk & ((value) << PORT_EVCTRL_PID1_Pos))
- #define PORT_EVCTRL_EVACT1_Pos 13
- #define PORT_EVCTRL_EVACT1_Msk (_U_(0x3) << PORT_EVCTRL_EVACT1_Pos)
- #define PORT_EVCTRL_EVACT1(value) (PORT_EVCTRL_EVACT1_Msk & ((value) << PORT_EVCTRL_EVACT1_Pos))
- #define PORT_EVCTRL_PORTEI1_Pos 15
- #define PORT_EVCTRL_PORTEI1_Msk (_U_(0x1) << PORT_EVCTRL_PORTEI1_Pos)
- #define PORT_EVCTRL_PORTEI1 PORT_EVCTRL_PORTEI1_Msk
- #define PORT_EVCTRL_PID2_Pos 16
- #define PORT_EVCTRL_PID2_Msk (_U_(0x1F) << PORT_EVCTRL_PID2_Pos)
- #define PORT_EVCTRL_PID2(value) (PORT_EVCTRL_PID2_Msk & ((value) << PORT_EVCTRL_PID2_Pos))
- #define PORT_EVCTRL_EVACT2_Pos 21
- #define PORT_EVCTRL_EVACT2_Msk (_U_(0x3) << PORT_EVCTRL_EVACT2_Pos)
- #define PORT_EVCTRL_EVACT2(value) (PORT_EVCTRL_EVACT2_Msk & ((value) << PORT_EVCTRL_EVACT2_Pos))
- #define PORT_EVCTRL_PORTEI2_Pos 23
- #define PORT_EVCTRL_PORTEI2_Msk (_U_(0x1) << PORT_EVCTRL_PORTEI2_Pos)
- #define PORT_EVCTRL_PORTEI2 PORT_EVCTRL_PORTEI2_Msk
- #define PORT_EVCTRL_PID3_Pos 24
- #define PORT_EVCTRL_PID3_Msk (_U_(0x1F) << PORT_EVCTRL_PID3_Pos)
- #define PORT_EVCTRL_PID3(value) (PORT_EVCTRL_PID3_Msk & ((value) << PORT_EVCTRL_PID3_Pos))
- #define PORT_EVCTRL_EVACT3_Pos 29
- #define PORT_EVCTRL_EVACT3_Msk (_U_(0x3) << PORT_EVCTRL_EVACT3_Pos)
- #define PORT_EVCTRL_EVACT3(value) (PORT_EVCTRL_EVACT3_Msk & ((value) << PORT_EVCTRL_EVACT3_Pos))
- #define PORT_EVCTRL_PORTEI3_Pos 31
- #define PORT_EVCTRL_PORTEI3_Msk (_U_(0x1) << PORT_EVCTRL_PORTEI3_Pos)
- #define PORT_EVCTRL_PORTEI3 PORT_EVCTRL_PORTEI3_Msk
- #define PORT_EVCTRL_MASK _U_(0xFFFFFFFF)
- #define PORT_EVCTRL_Msk _U_(0xFFFFFFFF)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint8_t PMUXE:4;
- uint8_t PMUXO:4;
- } bit;
- uint8_t reg;
- } PORT_PMUX_Type;
- #endif
- #define PORT_PMUX_OFFSET (0x30)
- #define PORT_PMUX_RESETVALUE _U_(0x00)
- #define PORT_PMUX_PMUXE_Pos 0
- #define PORT_PMUX_PMUXE_Msk (_U_(0xF) << PORT_PMUX_PMUXE_Pos)
- #define PORT_PMUX_PMUXE(value) (PORT_PMUX_PMUXE_Msk & ((value) << PORT_PMUX_PMUXE_Pos))
- #define PORT_PMUX_PMUXO_Pos 4
- #define PORT_PMUX_PMUXO_Msk (_U_(0xF) << PORT_PMUX_PMUXO_Pos)
- #define PORT_PMUX_PMUXO(value) (PORT_PMUX_PMUXO_Msk & ((value) << PORT_PMUX_PMUXO_Pos))
- #define PORT_PMUX_MASK _U_(0xFF)
- #define PORT_PMUX_Msk _U_(0xFF)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint8_t PMUXEN:1;
- uint8_t INEN:1;
- uint8_t PULLEN:1;
- uint8_t :3;
- uint8_t DRVSTR:1;
- uint8_t :1;
- } bit;
- uint8_t reg;
- } PORT_PINCFG_Type;
- #endif
- #define PORT_PINCFG_OFFSET (0x40)
- #define PORT_PINCFG_RESETVALUE _U_(0x00)
- #define PORT_PINCFG_PMUXEN_Pos 0
- #define PORT_PINCFG_PMUXEN_Msk (_U_(0x1) << PORT_PINCFG_PMUXEN_Pos)
- #define PORT_PINCFG_PMUXEN PORT_PINCFG_PMUXEN_Msk
- #define PORT_PINCFG_INEN_Pos 1
- #define PORT_PINCFG_INEN_Msk (_U_(0x1) << PORT_PINCFG_INEN_Pos)
- #define PORT_PINCFG_INEN PORT_PINCFG_INEN_Msk
- #define PORT_PINCFG_PULLEN_Pos 2
- #define PORT_PINCFG_PULLEN_Msk (_U_(0x1) << PORT_PINCFG_PULLEN_Pos)
- #define PORT_PINCFG_PULLEN PORT_PINCFG_PULLEN_Msk
- #define PORT_PINCFG_DRVSTR_Pos 6
- #define PORT_PINCFG_DRVSTR_Msk (_U_(0x1) << PORT_PINCFG_DRVSTR_Pos)
- #define PORT_PINCFG_DRVSTR PORT_PINCFG_DRVSTR_Msk
- #define PORT_PINCFG_MASK _U_(0x47)
- #define PORT_PINCFG_Msk _U_(0x47)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint32_t NSCHK:1;
- uint32_t :31;
- } bit;
- uint32_t reg;
- } PORT_INTENCLR_Type;
- #endif
- #define PORT_INTENCLR_OFFSET (0x60)
- #define PORT_INTENCLR_RESETVALUE _U_(0x00)
- #define PORT_INTENCLR_NSCHK_Pos 0
- #define PORT_INTENCLR_NSCHK_Msk (_U_(0x1) << PORT_INTENCLR_NSCHK_Pos)
- #define PORT_INTENCLR_NSCHK PORT_INTENCLR_NSCHK_Msk
- #define PORT_INTENCLR_MASK _U_(0x01)
- #define PORT_INTENCLR_Msk _U_(0x01)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint32_t NSCHK:1;
- uint32_t :31;
- } bit;
- uint32_t reg;
- } PORT_INTENSET_Type;
- #endif
- #define PORT_INTENSET_OFFSET (0x64)
- #define PORT_INTENSET_RESETVALUE _U_(0x00)
- #define PORT_INTENSET_NSCHK_Pos 0
- #define PORT_INTENSET_NSCHK_Msk (_U_(0x1) << PORT_INTENSET_NSCHK_Pos)
- #define PORT_INTENSET_NSCHK PORT_INTENSET_NSCHK_Msk
- #define PORT_INTENSET_MASK _U_(0x01)
- #define PORT_INTENSET_Msk _U_(0x01)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- __I uint32_t NSCHK:1;
- __I uint32_t :31;
- } bit;
- uint32_t reg;
- } PORT_INTFLAG_Type;
- #endif
- #define PORT_INTFLAG_OFFSET (0x68)
- #define PORT_INTFLAG_RESETVALUE _U_(0x00)
- #define PORT_INTFLAG_NSCHK_Pos 0
- #define PORT_INTFLAG_NSCHK_Msk (_U_(0x1) << PORT_INTFLAG_NSCHK_Pos)
- #define PORT_INTFLAG_NSCHK PORT_INTFLAG_NSCHK_Msk
- #define PORT_INTFLAG_MASK _U_(0x01)
- #define PORT_INTFLAG_Msk _U_(0x01)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint32_t NONSEC:32;
- } bit;
- uint32_t reg;
- } PORT_NONSEC_Type;
- #endif
- #define PORT_NONSEC_OFFSET (0x6C)
- #define PORT_NONSEC_RESETVALUE _U_(0x00)
- #define PORT_NONSEC_NONSEC_Pos 0
- #define PORT_NONSEC_NONSEC_Msk (_U_(0xFFFFFFFF) << PORT_NONSEC_NONSEC_Pos)
- #define PORT_NONSEC_NONSEC(value) (PORT_NONSEC_NONSEC_Msk & ((value) << PORT_NONSEC_NONSEC_Pos))
- #define PORT_NONSEC_MASK _U_(0xFFFFFFFF)
- #define PORT_NONSEC_Msk _U_(0xFFFFFFFF)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef union {
- struct {
- uint32_t NSCHK:32;
- } bit;
- uint32_t reg;
- } PORT_NSCHK_Type;
- #endif
- #define PORT_NSCHK_OFFSET (0x70)
- #define PORT_NSCHK_RESETVALUE _U_(0x00)
- #define PORT_NSCHK_NSCHK_Pos 0
- #define PORT_NSCHK_NSCHK_Msk (_U_(0xFFFFFFFF) << PORT_NSCHK_NSCHK_Pos)
- #define PORT_NSCHK_NSCHK(value) (PORT_NSCHK_NSCHK_Msk & ((value) << PORT_NSCHK_NSCHK_Pos))
- #define PORT_NSCHK_MASK _U_(0xFFFFFFFF)
- #define PORT_NSCHK_Msk _U_(0xFFFFFFFF)
- #if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
- typedef struct {
- __IO PORT_DIR_Type DIR;
- __IO PORT_DIRCLR_Type DIRCLR;
- __IO PORT_DIRSET_Type DIRSET;
- __IO PORT_DIRTGL_Type DIRTGL;
- __IO PORT_OUT_Type OUT;
- __IO PORT_OUTCLR_Type OUTCLR;
- __IO PORT_OUTSET_Type OUTSET;
- __IO PORT_OUTTGL_Type OUTTGL;
- __I PORT_IN_Type IN;
- __IO PORT_CTRL_Type CTRL;
- __O PORT_WRCONFIG_Type WRCONFIG;
- __IO PORT_EVCTRL_Type EVCTRL;
- __IO PORT_PMUX_Type PMUX[16];
- __IO PORT_PINCFG_Type PINCFG[32];
- __IO PORT_INTENCLR_Type INTENCLR;
- __IO PORT_INTENSET_Type INTENSET;
- __IO PORT_INTFLAG_Type INTFLAG;
- __IO PORT_NONSEC_Type NONSEC;
- __IO PORT_NSCHK_Type NSCHK;
- __I uint8_t Reserved1[12];
- } PortGroup;
- typedef struct {
- PortGroup Group[1];
- } Port;
- #endif
- #endif
|